| Component |
Type |
Excerpt from Data Sheet |
Download |
| Spartan-IIE 1.8V FPGA Automotive Family: Introduction and Ordering |
programmable logic |
to the conventional benefits of high-volume programmable logic solutions, Spartan-IIE FPGAs also offer on-chip synchronous sin- gle-port and dual-port RAM (block and |
 |
| Technical Documentation Manager |
programmable logic |
Programmable Logic •387 Logic Cells •250 MHz 16-bit counters and 275 MHz datapaths •All back-end interface and glue-logic can be implemented on chip •Three 32-bit |
 |
| Technical Documentation Manager |
programmable logic |
Programmable Logic 32-bit PCI Interface 121/65 User I/O PCI Controller QL5020 QuickPCI Data Sheet 33 MHz/32-bit PCI with Embedded Programmable Logic Page 2 www |
 |
| Documentation Manager |
programmable logic |
Programmable Logic 32 bit Interface 115/51 User I/O QL5632 Enhanced QuickPCI Device Data Sheet 33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic |
 |
| Documentation Manager |
programmable logic |
Programmable Logic 32 bit Interface 262/115 User I/O QL5732 Enhanced QuickPCI Device Data Sheet 33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic |
 |
| ORCA ORT8850 Field-Programmable System Chip (FPSC) Eight-Channel x 850 Mb.. |
programmable logic |
Transceiver Introduction Field-programmable system chips (FPSCs) bring a whole new dimension to programmable logic: FPGA logic and an embedded system solution on a |
 |
| 2.5-Gbps Programmable Serial Interface™ |
programmable logic |
Programmable Logic. High-speed Transceiver The transceiver operation of the high-speed programmable serial interface devices is self-contained in a single block. It |
 |
| Mercury Programmable Logic Device Family Data Sheet |
programmable logic |
Programmable Logic Device Family February 2001, ver. 1.1 Data Sheet A-DS-MERCURY-01.1 Development 13 T ools Features… I High-performance programmable logic device |
 |
| ACEX 1K Programmable Logic Device Family |
programmable logic |
Programmable Logic Device Family June 2001, ver. 3.1 Data Sheet A-DS-ACEX-3.1 Development 13 T ools Features. s Programmable logic devices (PLDs) providing low |
 |
| ORCA ORT8850 |
programmable logic |
Programmable System-on-a-Chip (FPSCs) bring a whole new dimension to programmable logic: Field Pro- grammable Gate Array (FPGA) logic and an embedded |
 |
| ORCA ORT42G5 and ORT82G5 |
programmable logic |
Contents Introduction .1 Table of Contents.2 Embedded Function Features.4 Programmable Features .5 Programmable Logic System Features.6 Description.7 What |
 |
| ORCA ORSO42G5 and ORSO82G5 |
programmable logic |
Programmable Features .4 Programmable Logicstreamlined SONET framing, limited Transport OverHead (TOH) handling, plus the programmable logic |
 |
| ispMACH 4A CPLD Family |
programmable logic |
Programmable Logic FEATURES ?High-performance, E 2 CMOS 3.3-V &5-V CPLD families ?Flexible architecture for rapid logic designs —Excellent First-Time-Fit TM and refit |
 |
| ORCA ORLI10G |
programmable logic |
transfer to the FPGA logic. The ORLI10G is designed to connect to a plethora of industry standard devices on the line side. The programmable logic interface on the |
 |
| ispGAL22V10 |
programmable logic |
ispGAL22V10 Page 1 ispGAL22V10 In-System Programmable E 2 CMOS PLD Generic Array LogicDevices •E 2 CELL TECHNOLOGY —In-System Programmable Logic |
 |
| Reprogrammable Asynchronous CMOS Logic Device |
programmable logic |
abl e Functional Description The Cypress PLDC20RA10 is a high-performance, sec- ond-generation programmable logic device employing a flexi- ble macrocell structure that |
 |
| ADuC702x Series Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI M.. |
programmable logic |
PLA –Programmable Logic (Array) Power Specified for 3V operation Active Mode: 3mA (1MHz) 50mA (45MHz) Packages and Temperature Range From 40 lead 6x6mm LFCSP to 80 pin |
 |
| 5V, 3.3V, ISR™ High-Performance CPLDs |
programmable logic |
to high-density CPLDs. The architecture is based on a number of logic blocks that are connected by a Programmable Inter- connect Matrix (PIM) Each logic block features |
 |
| Documentation Manager |
programmable logic |
MBps) The programmable logic portion of the device contains 772 QuickLogic LogicLogic Cells High Speed Data Path Programmable Logic 32 bit Interface 115 User |
 |
| TC07 |
programmable logic |
The TC07 is a programmable, logic output temperature detector thatLOGIC OUTPUT TEMPERATURE SENSOR WITH PROGRAMMABLE HYSTERESIS FEATURES s User Programmable |
 |